Quartus II Software—Subscription Edition and Web Edition Comparison
Quartus II Software—Subscription Edition and Web Edition Comparison
Free Quartus® II Web Edition software includes many of the features included in Quartus II Subscription Edition software, and everything needed to design for Altera's latest CPLD and low-cost FPGA families. It also includes support for entry-level members of Altera's high-density FPGA families.
Table 1 includes a detailed comparison between Quartus II Subscription Edition software and Quartus II Web Edition software. Learn more about the Altera® Software Subscription Program.
Table 1. Quartus II Subscription Edition and Web Edition Software Feature Comparison | ||
Feature | Quartus II Subscription Edition Software |
Quartus II Web Edition Software |
---|---|---|
Media Availability | Download and DVD | Download and DVD |
Licensing |
Paid license is perpetual (continues to work after expiration) Free 30-day evaluation license also available |
Free 150-day license (request another free license after expiration) |
Device Support | All |
ArriaTM GX, Cyclone® III, Cyclone II, Cyclone, Stratix® III EP3SE50 and EP3SL70, Stratix II EP2S15, Stratix EP1S10, ACEX® 1K, APEX™ 20K EP20K30E, APEX 20K EP20K60E, |
Incremental Compilation | Yes | No |
MAX+PLUS® II Look and Feel | Yes | Yes |
Support for Altera and AMPPSM (1) Partner Intellectual Property (IP), Including OpenCore Plus Evaluation Feature (2) |
Yes | Yes |
Full License to IP Base Suite MegaCore® Functions Including FIR (3) and NCO(4)Compilers and DDR, DDR2, QDR II, and RLDRAM II Memory Controllers | Yes | No |
RTL (5) Viewer and Technology Map Viewer | Yes | Yes |
LogicLockTM Incremental Design Regions and Custom Regions | Yes | No |
TimeQuest Timing Analyzer | Yes | Yes |
Timing Closure Floorplan | Yes | Yes |
Assignment Editor and I/O Pin Checking Features | Yes | Yes |
Chip Planner | Yes | Yes |
Netlist and Physical Synthesis Optimizations | Yes | Yes |
Timing and Resource Optimization Advisors | Yes | Yes |
PowerPlay Power Analysis and Optimization Tool | Yes | Yes |
Project Archive | Yes | Yes |
Tcl (6) Scripting Support | Yes | Yes |
Fast Fit | Yes | Yes |
SignalTap® II Logic Analyzer | Yes | Available if the TalkBack feature is enabled |
SignalProbe Feature | Yes | Available if the TalkBack feature is enabled |
STAMP Models | Yes | Yes |
Save Intermediate Synthesis Results | Yes | Yes |
SOPC Builder | Yes | Yes |
Design Assistant | Yes | Yes |
HardCopy® Tools | Yes | No |
Advanced Tutorials | Yes | No |
Virtual I/O Pins | Yes | No |
Device Migration | Yes | Yes |
Enable/Disable Messages | Yes | Yes |
IBIS Model Generation | Yes | Yes |
FIFO Partitioner Megafunction | Yes | No |
Testbench Generation From Vector Waveform Files (.vwf), Testbench Template Generation | Yes | Yes |
Notes:
- AMPP = Altera Megafunction Partner Program
- IP included in Altera software subscription packages or available as an optional purchase
- FIR = Finite impulse response
- NCO = Numerically controlled oscillator
- RTL = Register transfer level
- Tcl = Tool command language
'FPGA' 카테고리의 다른 글
VHDL 코딩시 유의사항 (0) | 2008.07.07 |
---|